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Abstract— Power Factor Correction (PFC) is one of the  
research areas in the field of power electronics due to the 
enormous  power required in various industrial 
applications. In this work, a  SEPIC converter with the 
Tapped Inductor model which is  operated in 
Discontinuous current Conduction Mode (TI-SEPIC- 
DCM) is proposed for a BLDC Drive. The proposed TI-
SEPIC-DCM also improves the voltage gain with the help 
of  voltage multiplier cell and charge pump circuit. It also 
helps in attaining the ZVS  and ZCS, which results in 
higher switching frequency  range and reduction in size 
reduction. Moreover, a third order harmonic reduction 
control loop is also proposed to attain a better third order 
harmonic elimination. The proposed work has been 
simulated using MATLAB simulink and the results are also 
validated. 
Keywords— Power Factor Correction, TI-SEPIC – 
DCM, BLDC, Total Harmonic Distortion. 
 
I. INTRODUCTION 
The various power supplies having active power factor 
correction (PFC) methods are required  for a wide range of 
applications for the purpose of biomedical , automobile and 
various industrial applications. All the above applications 
are expected to satisfy the industry standards like the IEC 
61000-3-2. Furthe, it is highly recommended to adopt to new 
Industry standards such as  80 PLUS initiative. Several 
papers have been presented  in the literature for providing a 
solution for the case of single-stage power factor correction 
(PFC) and other integrated topologies [1-7]. These solutions 
have been useful  in providing cost-effective approach in 
attaining  both high PFC and rapid  output voltage control. 
The Various  PFC rectifiers make use of boost converter at 
their front end. Boost converter has  several benefits like  
power factor correction capacity and simple control [8]. The 
low voltage applications such as  telecommunication or 
computer industry requires an extra converter or an isolation 
transformer for stepping down the voltage. But, the 
traditional boost coverter has lesser efficiency because of 
considerable losses in the diode bridge [1]. In addition to the 
above , boost converters are worst affected by high inrush 
current that in turn  increases the cost incurred in the safety . 
In order to reduce the losses due to the presence of the full 
bridge, number of  bridgeless PFC rectifiers have been 
proposed for improving the rectifier power density. [2]-[5] 
through the soft switching methods.  
The various types of  non-boost bridgeless rectifiers are also 
presented in the literature duirng recent times [9]-[13]. A 
bridgeless PFC rectifier using SEPIC topology is introduced 
in [11]. The SEPIC topology consists of only a step up 
capability using boost transformer; An isolation transformer 
may also be used for stepping down the voltage, thereby 
leading to an increased cost and  size of the rectifier. The 
Cuk converter topology is normally a converter with less 
efficiency, but it has few benefits, like isolation capability, 
step up  or stepping down output voltage, constant load 
current and reduced  electromagnetic emissions. 
At the same time, a Single-Ended-Primary-Inductor  
Converterb(SEPIC) is a type of dc-dc converter that permits 
the potentil at its output to be presented less than or greater 
than or  equal to that of its input. The SEPIC is controlled 
with the help of  the duty cycle corresponding to the control 
switch. It has inherited the merits of having a true shutdown 
and non inverted output. There are more chances to obtain  a 
high voltage gain using this converter. SEPIC converters 
have a significant applications in industries.This converter 
works at a pre-determined duty ratio and switching 
frequency. 
Tapped Inductor (TI) type of converters are an another 
option, which provides simple circuit and less number of  
part count. The TI boost (TI-boost) converter [14] can 
accomplish much more gain than its fundamental 
counterpart simply by varying the  the turn’s ratio. TI can be 
introduced to other conventional dc–dc converters also. TI-
flyback [15], TI-cascaded boost [15]; TI-SEPIC [16], [17] 
and TI-ZETA [18] topologies have been reported.  
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II. PROPOSED TI- SEPIC DCM CONVERTER 
FOR BLDC DRIVE. 
The Control Loop c diagram of the proposed SEPIC 
converter with TI model operating in DCM (TI-SEPIC- 
DCM) is shown in Figure 1. This converter circuit includes a 
Diode Bridge Rectifier (DBR); an input inductor L1, a main 
switch Q, a capacitor C1. A voltage multiplier cell is added 
into the circuit, which includes CM, DM, a Tapped Inductor 
(TI) of Lp, Ls, and a charge pumping unit  is added into the 
circuit, which includes C2, D1 and D0, feeding an output filter 
capacitor,Co, and a load RL,. The Tapped Inductor’s turn’s 
ratio,n is given as,  
n = N2/N1 (1) 
At this point, N1 and N2 are the primary and the secondary 
number of turns, respectively. 
This converter is developed from the basic SEPIC 
topology [20]. The inductor L1 is swapped with TI in order 
to accomplish higher voltage gain. Additional gain is 
achieved through the process of applying a voltage 
multiplier cell. It also assists the proposed converter 
attaining Zero-Voltage switching and ZCS(Zero Current 
Switching) as well as ZVS(Zero Voltage Switching, which 
will improve the efficiency, and enables higher switching 
frequency and reduced size. It also has an extra advantage. 
In case if the switch,Q is turned on, the charge pump 
capacitor,C1 fastens the anode voltage of the output diode, 
Do, to ground. Thus the, the voltage stress of Do is free of 
the TI turns ratio and same is obtained as the output 
voltage. This lessens the switching losses of Do and is an 
additional benefit of this converter. In addition, this 
converter is also designed to operate in DCM  to achieve 
almost UPF and   low Total Harmonic Distortion (THD) of 
the input current.  Since it is operated in DCM the control 
circuit becomes simpler because it uses only one voltage 
sensor in the circuit.  
Control of proposed BL TI-SEPIC DCM converter  
A. Front end converter control 
The converter proposed which is working in DCM indicates 
a third-harmonic distortion in the input current, this current 
distortion is actually a function of the voltage difference 
existing between the input and the output voltage. Usually, 
the output voltage is raised for the purpose of reducing the 
third-harmonic distortion and for maintaining high power 
factor, though there is an increase in the semiconductors 
losses. The aim of minimizing the third-harmonic without 
any increase on the output voltage has led to the 
introduction of an open-loop control action.  
 
 
 
Fig 1: Control Loop Diagram of the Proposed 
Converter 
 
A single voltage control loop (voltage follower approach) is 
used for the TI SEPIC converter which functions in DCM. 
A reference dc link voltage (V∗ ) is produced as  
∗ =  × ∗              (3) 
In which   and ∗ refer to the corresponding motor’s 
voltage constant and the reference speed. 
The voltage error signal () is generated by having a 
comparison of the reference output voltage(∗ ) with the 
output voltage sensed () as 
   = ∗ ()    − ()  (4) 
Where  represents the kth sampling instant. This error 
voltage signal () is provided as input to the voltage 
proportional–integral (PI) controller for the generation of a 
controlled output voltage (") as 
"() = "( − 1) + $%() − (& − 1)'
+ (()                                        (5) 
Where $and (  refer to the respective proportional and 
integral gains of the voltage PI controller. 
 
*(+) = ,-./  . ,1 −
123.456 (7)
18                     (6) 
Where, & = 9.:8.;<=.>123?  
Only the output and input voltages are required for 
controlling the converter. In the same time, the rectified 
input voltage that is sensed (() and the output voltage 
reference are applied to (4) for calculating the variation of 
duty-cycle for the third-harmonic reduction. The result from 
the PI output voltage controller and also the result from the 
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third-harmonic reduction are multiplied thus getting the 
converter duty cycle and then having the PWM signal 
generated which regulates the main switch S1.  
B. Control of BLDC motor drive 
The electronic commutation of the BLDC motor contains 
the proper switching of VSI in such a manner that a 
symmetrical dc current is obtained from the dc link 
capacitor for 120◦ and then placed in a symmetrical manner 
at the centre of every phase. A Hall-effect position sensor is 
employed for sensing the rotor position with a span of 60◦ 
that is necessary for the electronic commutation of the 
BLDC motor. 
Table.I:  Switching states based on hall effect position 
signals 
@A HALL 
SIGNALS 
SWITCHING STATES 
 BC BD B EF E/ EG EH EI EJ 
NA 0 0 0 0 0 0 0 0 0 
0-60 0 0 1 1 0 0 0 0 1 
60-120 0 1 0 0 1 1 0 0 0 
120-180 0 1 1 0 0 1 0 0 1 
180-240 1 0 0 0 0 0 1 1 0 
240-300 1 0 1 1 0 0 1 0 0 
300-360 1 1 0 0 1 0 0 1 0 
NA 1 1 1 0 0 0 0 0 0 
 
The line current is obtained from the dc link capacitor 
whose magnitude depends on the dc link voltage that is 
applied, back electromotive forces, resistances, and self-
inductance and mutual inductance with respect to the stator 
windings. Table 1 illustrates the various switching states of 
the VSI powering a BLDC motor on the basis of the Hall-
effect position signals (Ha − Hc). 
 
III. SIMULATION RESULTS 
The performance of the proposed BL TI-SEPIC- DCM 
converter is simulated in a MATLAB / Simulink 
environment using the SimPower-System Toolbox. The 
performance of the proposed converter is evaluated for  
rated conditions to valuate the power quality indices 
obtained at ac mains.  
Parameters such as supply voltage (V4), supply current (iL), 
Switch SF current (i4NF), Switch S/ current (i4N/), Dc link 
voltage (V), Speed of the BLDC motor (N), Motor Torque 
(TQ), Stator Current (IL), converter output voltage, output 
current and output powe VOUT, IOUT and POUT respectively. 
Moreover, power quality indices such as power factor (PF), 
Total Harmonic Distortion (THD) of supply current are 
analysed for determining power quality at ac mains.  
A. Steady-State Performance 
Figure 2(a)-(g) shows the proposed converter operates at 
rated Vac of (20 Vrms), rated speed of 1500 rpm and rated 
Torque of Te (1.2 Nm). Based on the above mentioned 
rated conditions, the corresponding response of the 
proposed converted is evaluated in the following 
waveforms. The stator current, Switch SF current and 
Switch S/ current are maintained at the desired reference 
value as shown in Figures 2(e-g). 
 
 
(a) 
 
(b) 
 
(c) 
 
(d) 
 
(e) 
 
(f) 
 
(g) 
Fig.2(a)-(g): Steady State Responses of the Converter 
 
Fig.3: THD for the Proposed Converter 
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IV. CONCLUSION 
This paper proposed an efficient  PFC Converter for BLDC 
motor applications. The proposed TI-SEPIC-DCM for 
BLDC motor application. The results are simulated for 
dynamic varying conditions such as varying the speed of the 
BLDC motor. The converter results are obtained for the 
rated conditions.. It is clear that THD results are obtained 
for third order harmonic reduction with minimal THD 
(4.94%). Thus, the proposed converter results in near unity 
PF improvement through third order harmonic reduction for 
BLDC motor application. 
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